ABSTRACT In this paper, an electrostatically-doped hetero-barrier tunnel-field-effect-transistor (EDHet-TFET) based on stepped broken-gap (type-III) is simulated, investigated, and compared with the conventionally-doped stepped broken-gap hetero-barrier TFET (Het-TFET). ED-Het-TFET employs GaSb source region, In 0.85 Ga 0.15 As-based channel-drain regions, and In 0.2 Ga 0.8 As as tunnel barrier, with a uniform p-type doping, done initially throughout the device layer. Two metal gates (c-gate and n-gate) with proper workfunctions are used to invert the doping in In 0.85 Ga 0.15 As layer to realize n-type channel-drain regions. A 2-D calibrated simulations have shown improvement in the OFF-state current and the I ON /I OFF ratio. OFF-state current in the ED-Het-TFET has improved by more than an order of magnitude. Furthermore, transient analysis reveals that ED-Het-TFET performs on par with its conventional counterpart in terms of rise propagation delay during circuit level implementation. A high I ON /I OFF ratio of ∼ 10 8 (average subthreshold slope of ∼11 mV/decade) is obtained at 20-nm gate length for a very low operating voltage of 0.1 V, enabling it to be a device for future ultra-low power applications.
I. INTRODUCTION
The biggest challenge in the continuous scaling of metal-oxide-semiconductor-field-effect-transistor (MOS-FET) device dimensions is the increase in leakage power [1] . The device scaling demands that the supply voltage (V DD ) and the threshold voltage (V T ) to be scaled proportionally to keep the overdrive (V DD -V T ) high enough for performance enhancement. However, this results in a significant increase in leakage/static power dissipation in nanoscaled devices [1] , [2] . A potential approach to reduce leakage is to scale the sub-threshold slope (S) of a MOSFET. However, S in the conventional MOSFET is limited by FermiDirac distribution of charge carriers and is subjected to the 60 mV/dec subthreshold slope limit [1] - [3] . Steep S devices, like Tunnel-FET, possess reduced leakage current and enables further V DD and device scaling without performance degradation, due to band-to-band tunneling (BTBT) as its current injection mechanism. However, the requirement of ultra-sharp doping profile, both in the MOSFET as well as in the TFET, demands complex and challenging fabrication process. These issues have recently been addressed with the use of electrostatic-doping (ED) as a doping method in junctionless-field-effect-transistor (JLFET) [4] and junctionless-tunnel-field-effect-transistor (JL-TFET) [5] . The basic principle is to modify the background doping i.e., (N + -N + -N + )/(P + -P + -P + ) to (P + -I-N + )/(N + -I-P + ) using ED for realizing source/channel/drain regions in n-/p-TFETs. The absence of chemically-doped junctions offer easy fabrication, less variability and enables further scaling [4] - [6] .
ED using proper metal workfunctions have also been the working principle of another class of TFETs known as Charge-Plasma based TFETs (CP-TFETs) [7] , [8] , wherein, the device layer (majorly silicon) remains intrinsic, unlike JL-TFETs. Silicon-based CP-TFETs have received acute attention from the device research community due to its improved analog/radio frequency (RF) parameters [7] , [9] , [10] . In addition to this, TFETs must also overcome the issue of ambipolar conduction to fit in for the complementary digital logic applications [7] , [11] , [12] . During ambipolar conduction, TFET allows the drain current to flow at negative gate bias (V GS ≤ 0), due to BTBT at the channel/drain interface [7] , [11] . This lateral-BTBT is similar to what we call the parasitic leakage in case of JLFET [13] and should be suppressed for effective circuit level implementation. To mitigate the ambipolar issue, various TFET architectures have been examined extensively in literature [7] - [11] . Very recently, we have used the ED concept to realize the dopant segregation layers (DSLs) in Schottky-barrier MOSFETs [14] , [15] ; source doping in vertically Gaussian-doped TFET on SOI (VG-SOI-TFET) [11] ; buried-metal-layer in SOI-based junctionless-FET (BM-SOI-LJLT) [13] −to improve upon the device transfer characteristics and analog/RF performances.
The above-stated devices exhibit good OFF-state characteristics, however, low ON-current is still an issue in silicon-based TFETs characterized by indirect and large bandgap (E g ), and therefore, obtaining high I ON /I OFF ratio at low V DD is a big challenge. With III-V materials having the potential to overcome this low I ON , TFETs based on the staggered-gap (type-II) [16] and broken-gap (type-III) heterointerfaces [17] - [21] have been explored extensively. Due to high mobility materials and broken band structure, these devices are promising candidate for ultra-low power applications and can result in large I ON /I OFF ratio at scaled V DD . Recent designs include staggered-type GeSn/SiGeSn TFETs in which Sn composition can be finely tuned and correspondingly GeSn transition from indirect to direct bandgap can be achieved [16] , [22] . Hence, direct bandgap with small E g enhances BTBT rate at source/channel tunneling junction in hetero-junction GeSn/SiGeSn TFETs. Along these lines, fabrication of many hetero-structures have been accomplished such as GeSn quantum-well p-type TFET [23] ; and InAsSb/GaSb nanowire; and InAs/GaSb nanowire with thin GaInAs inserts using metal-organic vapor phase epitaxy (MOVPE) [24] - [27] .
Herein, a two-dimensional (2-D) calibrated simulation study of an ED device based on stepped broken-gap (type-III) structure is performed (namely, ED-Het-TFET). Conventional Het-TFET structure is same as simulated in [19] and [20] , and used here as baseline for discussion. Significant improvements in I ON /I OFF ratio and OFF-state leakage have been achieved compared with the conventionally-doped Het-TFET. ED-Het-TFET has the advantage of ED and can achieve high I ON /I OFF ratio with threshold being defined by the onset of band overlap across the barrier [19] , [20] . Admitting the fact that ED-Het-TFET fabrication would require advancement in III-V technology, however, its abrupt switching mechanism at low operating V DD is a compelling reason to investigate the device thoroughly.
ED-Het-TFET is a complex structure, however, Register et al. [19] , Asthana et al. [21] , and Daley et al. [28] have proposed that their device can be fabricated as a vertical hetero-structure stack grown via epitaxy. On similar lines, ED-Het-TFET structure can be fabricated by following the steps given in a US patent granted to Daley et al. of IBM [28] , as a single layer stack comprising of layers of hetero-materials that have a vertical structural arrangement. Our proposed device uses similar material system as used in [19] and [20] , however, Daley et al. [28] in their patent has mentioned many suitable binary and ternary compound of III-V material system that can be used to realize a stepped broken-gap structure like ED-Het-TFET.
This paper is divided into four sections. Section II describes the device structure and operation. Section III discusses various results. Section IV concludes the paper.
II. DEVICE STRUCTURE AND OPERATION
The schematic diagram of the ED-Het-TFET with all the relevant dimensions is shown in Fig. 1 . The device layer consists of a 20nm GaSb as source, a 2-nm In 0.2 Ga 0.8 As as tunnel-barrier and 55nm extension of In 0.85 Ga 0. 15 As acting as a channel/drain region, all uniformly p-type doped initially, with a concentration of 1×10 18 cm −3 . ED-Het-TFET is a double-gated arrangement, employing two gates on the top (c-gate and n-gate) and two at the bottom. The c-gate (φ mc ) and n-gate (φ mn ) have workfunctions of 4.8 eV and 3.1 eV respectively, chosen to induce channel and drain regions doping electrically (ED). The c-gate controls the band modulation over the channel region and is equivalent of a ''gate'' electrode whereas n-gate induces the drain region electrostatically and is equivalent of a ''drain'' electrode (as shown in Fig. 1 . and Fig. 3(a) ). The isolation gap between the c-gate and n-gate electrode (L gd ) is 15nm as in [8] and the effective gate oxide thickness (EOT) of 1nm is chosen in all cases [19] , [20] . The value of bandgaps chosen for GaSb, In 0.2 Ga 0.8 As and In 0.85 Ga 0.15 As are 0.726 eV, 1.12 eV and 0.445 eV, respectively [19] , [20] . All simulations were performed using Synopsys Sentaurus, version J-2014.09 [20] , [29] at room temperature. Fig. 2(a) shows the calibration performed to match the data reported in [19] and [20] , by tuning the model parameters. An interface specific non-local BTBT model is used instead of the dynamic non-local BTBT model, owing to the presence of thin barrier along with the added backward compatibility to the BTBT model used in [19] and [20] . Other than the need of non-local mesh, this model is consistent with the dynamic non-local BTBT model. The material specific effective masses for electrons and holes are: 0.041 and 0.4 for source; 0.055 and 0.49 for tunnel-barrier; and 0.029 and 0.43 for channel-drain regions, all in agreement with [19] and [20] . No band gap narrowing model (BGN) is used in the channel because of the absence of mole-fraction dependent BGN model for In 1−x Ga x As. To include the quantum confinement effects, modified local density approximation (MLDA) model is activated. Thermionic emission current model for hetero-junction interface along with DriftDiffusion transport model and Shockley-Read-Hall (SRH) recombination model is used.
III. RESULTS AND DISCUSSION
The working principle of the ED-Het-TFET can be explained by observing the schematic of a band alignment in a three material system, as shown in Fig. 2(b) , (c) and (d). Herein, the interface formed between the source and the barrier, and the barrier and the channel is of staggered-gap type while the effective interface formed between the source and the channel is of broken-gap type [19] , [20] . In OFF-state (V GS = 0 V, V DS = 0.1 V), when zero V GS is applied, the source-VB edge and the channel-CB edge do not overlap (E V-source < E C-channel ) (see Fig. 2(b) ), and therefore no tunneling of electrons occurs. As soon as V GS greater than the threshold is applied (see Fig. 2(c) ), the tunnel window opens, due to the source-VB edge and channel-CB edge overlap (E V-source > E C-channel ) and the device reaches the ON-state (V GS = 0.1 V, V DS = 0.1 V). Electrons as a tunneling current can now flow across the barrier from source to the channel region as shown in Fig. 2(d) .
A. BAND DIAGRAM AND CARRIER CONCENTRATION Fig. 3(a) shows the electron and hole concentration profile for the ED-Het-TFET at equilibrium. The electron density induced electrically remains close to ∼ 10 17 cm −3 and ∼ 5 × 10 19 cm −3 in the channel and drain region respectively while the hole density in the source region is of the order of 10 18 cm −3 determined by initial p-type doping. With proper carrier distribution due to the difference in metal electrodes work function, a p + -barrier-n-n + structure is created at equilibrium. Also, to have sufficiently inverted drain region, different n-gate metal work function is used to obtain high electron density, as depicted in Fig. 3(b) . It shows that an order of magnitude variation in induced electron density can be obtained ranging from ∼ 10 18 cm −3 (at 4.5 eV) to ∼ 10 19 cm −3 (at 3.1 eV) when proper n-gate metals are used. Fig. 4(a) and 4(b) shows the band alignment of the proposed device in the OFF-state (V GS = 0 V, V DS = 0.1 V) and ONstate (V GS = 0.1 V, V DS = 0.1 V), respectively. As can be seen in the inset, the instance valence-band on the source side (E V1 ) and the conduction-band on channel side (E C3 ) overlaps, across the thin barrier, band-to-band tunneling (BTBT) current starts, resulting in steep turn-on of the device. To be specific, here the turn-on voltage (V BtBt ) is taken to be the V GS at which the BTBT starts. A steep rise in drain current (over 7-orders of magnitude) is observed for a 2-nm tunnelbarrier within the critical sub-threshold region. However, the average S of the ED-Het-TFET, when calculated as the change in the order of the drain current upon the difference of gate voltages at V GS = V BtBt and V GS = 0.1V, comes out to be around ∼10−11 mV /dec in all cases. Note that there is no need to completely deplete the channel (carriers) in the OFFstate since the current is controlled through thin tunneling barrier, which in this case, depends on the band alignment. The band-alignment across the barrier is a sensitive function of φ mc , as evident from Fig. 5 (shown here for OFF-state). The relative gap between the valence band on source side (E V1 ) and conduction band on channel side (E C3 ), across the barrier, increases with increase in φ mc . This, in turn, would affect the voltage at which the device switches from OFF-to ON-state i.e., the V BtBt voltage. Fig. 6 . shows the transfer characteristics of the ED-Het-TFET for different c-gate (φ mc ), n-gate (φ mn ) and isolation gap VOLUME 6, 2018 TABLE 1. On-current variation with key parameters: n-gate work-function (φ mn ), gate-to-drain separation (L gd ) and c-gate work-function (φ mc ). (L gd ) values. It is observed in Fig. 6(a) that smaller φ mc results in early turn-on of the device with high ON-current (maximum I ON of ∼ 60µA/µm at 4.8 eV). The increase in I ON for smaller φ mc can be attributed to maximum band overlap across the barrier after threshold, resulting in maximum BTBT ( can be seen in Fig. 5 ). Further, a 0.03 eV shift in flatband due to the change in c-gate workfunction from 4.77 eV to 4.8 eV has resulted in a exact shift of 0.03 eV in the turnon voltage, V BtBt , as can be seen in Fig. 6(a) . The effect of variation in n-gate workfunction (φ mn ) on the performance of the ED-Het-TFET is shown in Fig. 6(b) . The workfunction, φ mn has a prominent impact on the electron density (refer to Fig. 3(b) ) in the drain region rather than the band alignment across the barrier. This high electron density creates a highconductive path close to the channel-drain region primarily affecting the device ON-state current instead of the turnon voltage, V BtBt . To have a fair I ON and I OFF comparison, same V BtBt is used for both the conventional and the proposed structures. The conventional Het-TFET offers better I ON of ∼ 72.5µA/µm while its ED counterpart achieves more than an order of magnitude reduction in the OFF-state current (see Fig. 6(b) ). Further, the impact of L gd on I D -V G characteristics is plotted in Fig. 6(c) . With decreasing L gd , the effective resistance offered by the channel/drain conducting layer decreases, thereby, increasing I ON to a maximum of ∼ 65.6µA/µm at L gd = 2nm. The ON-current values obtained for various φ mn , φ mc and L gd values are listed in table 1. The output characteristic of the ED-Het-TFET reaches good saturation for varying V DS , as shown in Fig. 7 . 
B. TRANSFER AND OUTPUT CHARACTERISTICS

C. GATE MISALIGNMENT (T shift )
Since c-gate workfunction is an important factor in determining the turn-on voltage (V BtBt ) of the device, it is worth exploring the impact of gate misalignment on the device dc characteristics. To study this effect, a shift of 1nm of c-gate metal (both top-gate and bottom-gate) is taken on each side of the tunnel-barrier/channel interface. It is observed that the misalignment has no effect on the V BtBt of the device and the I D -V G curves remain identical for all three cases of T shift = 1nm (overlap), 0nm (aligned), and −1nm (underlap). ON-state current remains same for all three cases, as evident from Fig. 8 . Fig. 9(a) shows the impact of T b width variation on the dc characteristics of the ED-Het-TFET. For T b = 1.5nm, the device turns on at negative V GS with I ON reaching up to ∼ 93µA/µm. At T b = 2nm, I ON of ∼ 60µA/µm is observed whereas for T b > 2nm (thick-barriers), the tunneling deteriorates, resulting in low ON-current (≤ 30µA/µm) at much higher turn-on voltage. The change in I ON and V BtBt can be explained with the energy band diagrams for various T b 's in the OFF-state, as depicted in Fig. 9(b) . It is observed that the BTBT occurs even in the OFF-state at smaller T b 's owing to the rise in the band overlap across the barrier. Hence, for a broken-gap structure with T b < 2nm (at fixed c-gate and n-gate workfunctions), sufficient band-overlap is observed even at V GS ≤ 0 resulting in the BTBT current. We observe that the band overlap in OFF-state decreases with increase in T b . For T b = 2nm, there is no band overlap and therefore, the device turns off properly.
D. TUNNELING BARRIER WIDTH (T b )
E. IMPACT ON PARASITIC CAPACITANCE (CGD)
It is important to analyze the parasitic capacitive distribution as device switching speed depends both on I ON and the capacitances. For silicon-TFETs, gate capacitance (C gg ) is completely mirrored by the gate-drain capacitance (C gd ), for all regions of operation [30] . Fig. 10(a) plots the C gd variation for both the conventional and the ED-Het-TFET with different φ mn values as a function of V GS . A small increment in C gd is observed for the V GS swing of 0.1V, irrespective of the φ mn chosen. It is observed that the C gd variation of the conventional structure is comparable to that of the ED-HetTFET, for all values of gate bias. The impact on C gd as a function of L gd is plotted in Fig. 10(b) , with the conventional one shown for reference. The reduction in L gd increases the coupling between the c-gate and n-gate leading to a significant rise in parasitic, C gd . The maximum value resonates above ∼0.4 fF/µm for the worst possible case of L gd = 2nm. The above observations establish the fact that C gd is more sensitive function of L gd compared to the φ mn .
F. CIRCUIT ANALYSIS
The circuit analysis of the ED-Het-TFET and the conventional Het-TFET has been performed by designing inverters, as shown in Fig. 11(a) . A ramp input of 0.1 V peak-voltage with 10-ps rise/fall time is applied to an inverter designed with the resistive load of R d = 20 k . The switching characteristics of the inverter circuit can be measured in terms of rise/fall propagation delay (τ PLH , τ PHL ) and overshoot/undershoot voltage. The absence of fall propagation delay and zero overshoot/undershoot is a big advantage compared to the Si-based inverters [14] , [30] . Fig. 11(b) shows the plot of the transient response against the parameter, L gd . In terms of fall in τ PLH , ED-Het-TFET is on par with the conventional Het-TFET, at L gd = 15nm. During the input transition from 0-1, ED-Het-TFET with steep rise in drain current (high turn-on trans-conductance, g m ) allows the drop across the resistor to rise, in turn, allowing the output (V out ) to fall sharply without any delay. But before switching occurs from 1-0, a comparatively higher C gd results in substantial rise in the rise-propagation delay, τ PLH . Also, as L gd varies from 2nm to 15nm, τ PLH decreases due to smaller C gd offered as shown in Fig. 10(b) . Apart from this, another point to notice is the limited output voltage swing with decreasing L gd . This can be understood from Fig. 6(c) , which shows considerable drain current flowing at negative V GS for L gd values varying from 2nm to 10nm. This allows a fraction of V DD to drop across the resistor even before the 0-1 input transition occurs. Thus, the device is conducting even in the logic '0' state. Further, Fig. 11(c) shows there is a negligible effect of φ mn variation on the inverter characteristics.
IV. CONCLUSION
In this work, we proposed and simulated an electrostaticallydoped (ED) device employing stepped broken-gap (type-III) band structure (ED-Het-TFET) and compared it with the conventionally-doped Het-TFET. ED-Het-TFET exhibits the advantage of both ED-based devices and III-V stepped-broken hetero-barrier TFET. We showed that the ED-Het-TFET has improved OFF-state leakage and I ON /I OFF ratio. OFF-state current in ED-Het-TFET is reduced by more than an order of magnitude. We also observed that the parameter L gd turns out to be deciding factor as it affects both the I ON and C gd , critical for deciding the dynamic switching performance. In addition to this, at L gd = 15nm, the transient analysis of ED-Het-TFET performs on par with the conventional device.
